Part Number Hot Search : 
MV12V 1340A1 MC75451 0E7XXXF R12KE ZMM5230B VRE101CA ENA1300
Product Description
Full Text Search
 

To Download 29323-BRF-001-A Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  the m29323/6 provides a complete physical-layer solution for flexible ds3/e3/sts-1 clear channel services. the m29323/6 aggressively drives down cost for existing solu- tions and as well as reduces pcb real-estate and power. each port of the m29323/6 operates independently allowing for a mix of ds3, e3 or sts-1 on the same device. this enables adms/oeds and mspps to deploy a single line card that supports the simultaneous mapping for sdh or sonet transport of both ds3 and e3. the m29323/6 includes 3/6 independent ds3/e3/sts-1 line interface units (lius) with built-in digital jitter attenuators (djat), 6/12 ds3/e3 framers and 3/6 sts-1 framers. each port is capable of supporting ds3/e3/sts-1 mapped/demapped signals to/from sonet/sdh. the m29323/6 line side interfaces support electrical ds3/e3/sts-1, requiring only the addition of transformers and passive termination. the m29323/6 system interface supports sts-12/stm-4 for the sonet/sdh traffic via a standard 8-bit, 77 mhz tdm telecom bus. thus, a channelized oc-12/stm-4 or oc-3/stm-1 can be broken down to ds3/e3/sts-1 streams by the m29323/6 on a channel-by- channel basis. the m29323/6 requires only one 19.44 mhz reference clock (passive crystal) or 77.76/155.52 mhz sonet reference clock for generating all the necessary internal line rate clocks. the generated clocks are also available through an output pin. in addition, the m29323/6 supports pseudo-random bit sequence (prbs) testing and a full set of loopback functions at different functional blocks. using the telecom application package (tap) software to abstract the physical registers, developers can easily implement the m29323/6 solution, reducing design time. the m29323/6 are offered in a 27mm fcbga package. > high integration C lius with djat, ds3/e3 framers/mappers, sts-1 framers/mappers, sts- 12/stm-4 framer > flexibility C mix ds3, e3 and sts-1 on one device > easy implementation C tap software + high integration = faster time-to-market > parallel 8-bit, 77.76 mhz tdm telecom bus > embedded clads for supported line rates > pattern generator/detector for bert > comprehensive loopbacks > > key features 3/6-port ds3/e3/sts-1 integrated line termination device for transport m29323/6 Cline-card-on-a-chip
www.mindspeed.com/salesoffices general information: headquarters C newport beach 4000 macarthur blvd., east tower newport beach, ca 92660-3007 29323/6-brf-001-a m04-0928 ? 2004 mindspeed technologies ? . all rights reserved. mindspeed and the mindspeed logo are trademarks of mindspeed technologies. all other trademarks are the property of their respective owners. although mindspeed technologies strives for accuracy in all its publications, this material may contain errors or omissions and is subject to change without notice. this material is provided as is and without any express or implied warranties, including merchantability, fitness for a particular purpose and non- infringement. mindspeed technologies shall not be liable for any special, indirect, inci- dental or consequential damages as a result of its use. ? 3/6 ds3/e3/sts-1 lius with jitter attenuation/desynchronization C adaptive receive equalizer enables > 1800 ft of cable reach C programmable transmit pulse mask configuration C dynamic loop bandwidth to comply with all standard intrinsic and output jitter requirements ? 6/12 ds3/e3 framers support ds3-m13, ds3-m23, ds3 c-bit parity e3-g.751, e3-g.832 ? 3/6 ds3/e3 mappers/demappers supporting ds3/vc-3/au-3; ds3/tug-3/au-4; e3/vc-3/au-3; e3/tug-3/au-4 ? 3/6 sts-1 sonet/sdh framers support transport overhead access; includes monitor and generator ? sts-12/stm-4 sonet/sdh tdm supporting mapping/demapping of 12 sts-1e or au-3 into/from sts 12/stm-4 frame ? pointer processing ? overhead insertion and extraction ? parallel 77.76 mhz x 8-bit telecom bus interface ? synchronous 16-bit microprocessor interface bus at 30C77 mhz bus rate C glueless connection to motorola mpc860 ? local (source) and remote (line) capability at various internal points in the device ? prbs detector and generator supporting framed and unframed modes ? jtag (ieee 1149.1) boundary scan ? single rail 1.8 v core supply with 3.3 v lvttl i/o, 1.8v lvds i/o ? embedded clads internally generating the ds3, e3, sts-1 clocks ? -40c to +85c operation applications ? sonet/sdh adm/oed ? mspp ? optical adm ? dcs ? ngdlc ? class v voice switch ordering information ? m29323-12p ? m29326-12p product features m29326 functional block diagram microprocessor interface oc-12 mux/ demux mini- framer 6x ds3/e3 to sts-1e mapper/ demapper 12x ds3/e3 framers 6x ds3/e3 or sts-1e liu + djat oh access 6 lines ds3/e3/ sts-1e (ec-1) m29326 6x sts-1 framers prbs generator and monitor jtag telecorn bus lines test i/f sts-1 overhead access systems control sts-12 overhead access 8-bit 77 mhz


▲Up To Search▲   

 
Price & Availability of 29323-BRF-001-A

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X